Unit VIII: Reduced Instruction Set Computer (RISC)

RISC (Reduced Instruction Set Computer) is a CPU design strategy based on the insight that simplified instruction set gives higher performance when combined with a microprocessor architecture which has the ability to execute the instructions by using some microprocessor cycles per instruction.

In this “Reduced Instruction Set Computer (RISC) - Computer Architecture” you will learn about following topics:

Introduction to CISC and RISC Architecture
CISC Architecture
Characteristics of CISC Architecture
Advantages of CISC Architecture
Disadvantages of CISC Architecture
RISC Architecture
Characteristics of RISC Architecture
Advantages of RISC Architecture
Disadvantages of RISC Architecture
RISC v/s CISC
Pipelining
Types of Pipeline
Arithmetic Pipeline
Instruction Pipelining
RISC Pipelining
Conflicts or Hazards in Instruction Pipelining and their Solutions
Structural Hazards
Solution of Structural Hazards
Control Hazards
Solution of Control Hazards
Data Hazards
Solution of Data Hazards
Register Window
Register Renaming

========== Point to Note ==========

If you like to contribute, you can mail us BCA Notes, BCA Question Collections, BCA Related Information, and Latest Technology Information at bcanotespu@gmail.com.

See your article appearing on BCA Notes (Pokhara University) main page with your designation and help other BCA Students to excel.

Please write comments if you find anything incorrect, or you want to share more information about the topic discussed above.